

Phase Control Thyristors (Stud Version), 350A

FEATURES

- Center amplifying gate
- Metal case with ceramic insulator
- International standard case TO-209AE (TO-118),
- Lead (Pb)-free
- Compression bonded encapsulation for heavy duty operation such as severe thermal cycling
- Designed and qualified for industrial level



TYPICAL APPLICATIONS

- DC motor controls
- Controlled DC power supplies
- AC controllers

TO-209AE(TO-118)

PRODUCT SUMMARY	
$I_{T(AV)}$	350A
V_{DRM}/V_{RRM}	400V to 2000V
V_{TM}	1.55V
I_{GT}	120mA
T_J	-40°C to 125°C
Package	TO-209AE (TO-118)
Diode variation	Single SCR

MAJOR RATINGS AND CHARACTERISTICS			
PARAMETER	TEST CONDITIONS	VALUES	UNIT
$I_{T(AV)}$		350	A
	T_c	75	°C
$I_{T(RMS)}$		550	A
I_{TSM}	50 HZ	9500	A
	60 HZ	9947	
I^2t	50 HZ	451	kA^2s
	60 HZ	410	
V_{DRM}/V_{RRM}		400 to 2000	V
t_q	Typical	100	μs
T_J		-40 to 125	°C

ELECTRICAL SPECIFICATIONS

VOLTAGE RATINGS				
TYPE NUMBER	VOLTAGE CODE	V_{DRM}/V_{RRM} , MAXIMUM REPETITIVE PEAK AND OFF-STATE VOLTAGE V	V_{RSM} , MAXIMUM NON-REPETITIVE PEAK REVERSE VOLTAGE V	I_{DRM}/I_{RRM} , MAXIMUM AT $T_J = T_d$ MAXIMUM mA
350PTxxSC	04	400	500	50
	08	800	900	
	12	1200	1300	
	16	1600	1700	
	20	2000	2100	

FORWARD CONDUCTION							
PARAMETER	SYMBOL	TEST CONDITIONS			VALUES	UNIT	
Maximum average current at heatsink temperature	$I_{T(AV)}$	180° conduction, half sine wave			350	A	
				75	°C		
Maximum RMS on-state current	$I_{T(RMS)}$	DC at 75°C case temperature			550	A	
Maximum peak, one cycle non-repetitive surge current	I_{TSM}	$t = 10\text{ms}$	No voltage reapplied	Sinusoidal half wave, initial $T_J = T_J$ maximum	9500	A	
		$t = 8.3\text{ms}$			9947		
		$t = 10\text{ms}$	100% V_{RRM} reapplied		7980		
		$t = 8.3\text{ms}$			8355		
Maximum I^2t for fusing	I^2t	$t = 10\text{ms}$	No voltage reapplied	Initial $T_J = T_J$ maximum	451	kA^2s	
		$t = 8.3\text{ms}$			410		
		$t = 10\text{ms}$	100% V_{RRM} reapplied		318		
		$t = 8.3\text{ms}$			290		
Maximum $I^2\sqrt{t}$ for fusing	$I^2\sqrt{t}$	$t = 0.1$ to 10 ms, no voltage reapplied			4513	$\text{kA}^2\sqrt{\text{s}}$	
Low level value of threshold voltage	$V_{T(TO)1}$	$(16.7\% \times \pi \times I_{T(AV)} < I < \pi \times I_{T(AV)})$, $T_J = T_J$ maximum			0.835	V	
High level value of threshold voltage	$V_{T(TO)2}$	$(I > \pi \times I_{T(AV)})$, $T_J = T_J$ maximum			0.90		
Low level value on-state slope resistance	r_{t1}	$(16.7\% \times \pi \times I_{T(AV)} < I < \pi \times I_{T(AV)})$, $T_J = T_J$ maximum			0.69	$\text{m}\Omega$	
High level value on-state slope resistance	r_{t2}	$(I > \pi \times I_{T(AV)})$, $T_J = T_J$ maximum			0.64		
Maximum on-state voltage	V_{TM}	$I_{PK} = 1000\text{A}$, $T_J = T_J$ maximum, $t_p = 10\text{ ms}$ sine pulse			1.55	V	
Maximum holding current	I_H	$T_J = 25^\circ\text{C}$, anode supply 12V resistive load			200	mA	
Maximum (Typical) latching current	I_L				300(200)		

SWITCHING						
PARAMETER	SYMBOL	TEST CONDITIONS			VALUES	UNIT
Maximum non-repetitive rate of rise of turned-on current	dI/dt	Gate drive 20V, 20Ω , $t_f \leq 1\mu\text{s}$ $T_J = T_J$ maximum, anode voltage $\leq 80\%$ V_{DRM}			1000	$\text{A}/\mu\text{s}$
Typical delay time	t_d	Gate current 1A, $dI_g/dt = 1\text{ A}/\mu\text{s}$ $V_D = 0.67\text{ V}_{DRM}$, $T_J = 25^\circ\text{C}$			1.0	μs
Typical turn-off time	t_d	$I_{TM} = 550\text{A}$, $T_J = T_J$ maximum, $dI/dt = 40\text{A}/\mu\text{s}$. $V_R = 50\text{V}$, $dV/dt = 20\text{ V}/\mu\text{s}$, gate 0 V 100Ω , $t_p = 500\mu\text{s}$			100	

BLOCKING						
PARAMETER	SYMBOL	TEST CONDITIONS			VALUES	UNIT
Maximum critical rate of rise of off-state voltage	dV/dt	$T_J = T_J$ maximum linear to 80% rated V_{DRM}			500	$\text{V}/\mu\text{s}$
Maximum peak reverse and off-state leakage current	I_{RRM} , I_{DRM}	$T_J = T_J$ maximum, rated V_{DRM}/V_{RRM} applied			50	mA







TRIGGERING					
PARAMETER	SYMBOL	TEST CONDITIONS		VALUES	
		TYP.	MAX.	UNIT	
Maximum peak gate power	P _{GM}	T _J = T _J maximum, t _p ≤ 5 ms		10	W
Maximum average gate power	P _{G(AV)}	T _J = T _J maximum, f = 50 Hz, d% = 50		2	
Maximum peak positive gate current	I _{GM}	T _J = T _J maximum, t _p ≤ 5 ms		3	A
Maximum peak positive gate voltage	+V _{GM}	T _J = T _J maximum, t _p ≤ 5 ms		20	V
Maximum peak negative gate voltage	-V _{GM}			5	
DC gate current required to trigger	I _{GT}	T _J = -40°C	Maximum required gate current/voltage are the lowest value which will trigger all units 12V anode to cathode applied		140
		T _J = 25°C			70
		T _J = 125°C			30
DC gate voltage required to trigger	V _{GT}	T _J = -40°C			1.8
		T _J = 25°C			1.2
		T _J = 125°C			0.8
DC gate current not to trigger	I _{GD}	T _J = T _J maximum	Maximum gate current/voltage not to trigger is the maximum value which will not trigger any unit with rated V _{DRM} anode to cathode applied		10
DC gate voltage not to trigger	V _{GD}				0.25

THERMAL AND MECHANICAL SPECIFICATIONS					
PARAMETER	SYMBOL	TEST CONDITIONS		VALUES	UNIT
Maximum operating junction temperature range	T _J			-40 to 125	°C
Maximum storage temperature range	T _{stg}			-40 to 150	
Maximum thermal resistance, junction to case	R _{thJC}	DC operation		0.10	K/W
Maximum thermal resistance, case to heatsink	R _{thC-hs}	Mounting surface, smooth, flat and greased		0.03	
Mounting force, ±10%		Non-lubricated threads		48.5(425)	N.m (lbf.in)
		Lubricated threads		38(337)	
Approximate weight				540	g
Case style		TO-209AE (TO-118)			

△ R _{thJC} CONDUCTION					
CONDUCTION ANGEL	SINUSOIDAL CONDUCTION	RECTANGULAR CONDUCTION	TEST CONDUCTIONS		UNITS
180°	0.011	0.008	T _J = T _J maximum		K/W
120°	0.013	0.014			
90°	0.017	0.018			
60°	0.025	0.026			
30°	0.041	0.042			

Note

- The table above shows the increment of thermal resistance R_{thJC} when devices operate at different conduction angles than DC

Nell High Power Products
Fig.1 Current ratings characteristics

Fig.3 On-state power loss characteristics

Fig.5 Maximum non-repetitive surge current single and double side cooled

Fig.2 Current ratings characteristics

Fig.4 On-state power loss characteristics

Fig.6 Maximum non-repetitive surge current single and double side cooled


Nell High Power Products

Fig.7 On-state voltage drop characteristics






Fig.8 Thermal Impedance Z_{thJC} characteristics


Fig.9 Gate characteristics


ORDERING INFORMATION TABLE

Device code	350	PT	16	S	C
	1	2	3	4	5

- [1] - Maximum average on-state current $I_{T(\text{AV})}$, 350 for 350A
- [2] - PT = Phase Control Thyristors
- [3] - Voltage code, cold $\times 100 = V_{\text{RRM}}/V_{\text{RRM}}$
- [4] - S = Stud product
- [5] - C = TO-209AE (TO-118), pressure contact type (Compression bonded)

**TO-209AE (TO-118) Ceramic Housing
(Inner Pressure Contact Structure)**


All dimensions in millimeters(inches)